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SUMMARY
A unified model of voltage mode control (VMC) and current mode control (CMC) is proposed to
predict the saddle-node bifurcation (SNB). Exact SNB boundary conditions are derived, and can
be further simplified in various forms for design purpose. Many approaches, including steady-state,
sampled-data, average, harmonic balance, and loop gain analyses are applied to predict SNB. Each
approach has its own merits and complement the other approaches.
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1 Introduction
Occurrence of saddle-node bifurcation (SNB) [1] is generally unnoticed. A “different” instability and
a possibility of two steady-state solutions in the buck converter under current mode control (CMC)
in discontinuous conduction mode (DCM) have been reported [2, 3]. The “different” instability is
actually a saddle-node bifurcation. In some specific instances when SNB is explicitly noticed [4, 5],
no SNB boundary conditions have been derived.
In this paper, a unified model of voltage mode control (VMC) and CMC is proposed to predict
SNB. Based on the unified model, seven different approaches are applied to analyze SNB. Exact
boundary conditions are derived based on these approaches. The boundary conditions define the
critical values of converter parameters when SNB occurs. Applying different approaches actually
leads to the same boundary conditions, further confirming the accuracy of the derived boundary
conditions. The exact boundary conditions can be further simplified in various approximate closed
forms for design purpose.
The SNB may explain some sudden jumps or disappearances of steady-state solutions observed in
DC-DC switching converters. Suppose SNB occurs at a critical parameter value. On one side of the
critical parameter value (also the bifurcation point), there are multiple solutions (attractors) with
different domains of attraction. When the system is perturbed, the state of the converter may jump
from one attractor to another. On the other side of the critical parameter value, no solution exists.
When the parameter crosses the critical value, the converters originally have multiple solutions, but
now these solutions suddenly disappear. Those phenomena such as multiple solutions, sudden jumps
and disappearances are undesirable in DC-DC switching converters. It is useful to understand the
dynamics of SNB and its boundary condition to avoid its occurrence.
The SNB actually exists in popular DC-DC converters, such as buck or boost converters, under
various control schemes, such as VMC, CMC, or multi-loop state feedback control. The seven dif-
ferent approaches are applied to accurately predict occurrence of SNB in buck and boost converters
under these control schemes. Without loss generality, only continuous conduction mode (CCM) is
considered. Analysis of SNB in DCM is reported separately [6].
The remainder of the paper is organized as follows. In Section 2, the operation of VMC and
CMC is modeled in a single unified block diagram. In Section 3, steady-state analysis and small-
signal analysis are presented. In Section 4, based on sampled-data slope-based analysis, general
SNB boundary conditions for buck and boost converters are derived. In Sections 5-7, average,
harmonic balance, and loop gain analyses are applied to predict SNB. In Sections 8 and 9, various
approaches are applied to analyze SNB in buck and boost converters, respectively. Conclusions are
collected in Section 10.
2 Operation of Voltage/Current Mode Control
The operation of a DC-DC switching converter under VMC or CMC can be described exactly by
a unified block diagram model developed in [7, 8] shown in Fig. 1. The control (reference) signal
vr controls the output voltage vo in VMC. In CMC, vr is generally denoted as ic to control the
(peak) inductor current iL. Denote the source voltage as vs. In the model, A1, A2 ∈ RN×N ,
B1, B2 ∈ RN×2, C,E1, E2 ∈ R1×N , and D ∈ R1×2 are constant matrices, where N is the system
dimension. For example, N = 5 for a buck converter with a type III compensator. Within a clock
period T , the dynamics is switched between two stages, S1 and S2. Switching occurs when the
ramp signal h(t) intersects with the compensator output y := Cx + Du ∈ R. Denote the ramp
amplitude as Vh, and denote the switching frequency as fs := 1/T and let ωs := 2πfs.
Typical signal waveforms for VMC and CMC are shown in Fig. 2 and Fig. 3, respectively. In
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S1 :
{
x˙ = A1x+B1u
vo = E1x
S2 :
{
x˙ = A2x+B2u
vo = E2x
Switching
Decision
❄
Switch to S1 or S2
✲ vo
✛
y = Cx+Du
✛ clock
✛ h(t) = Vh( tT mod 1)
✲u = ( )
vs
vr
Figure 1: Block diagram model for switching converter
h(t)
y(t)
Switch
S2 S1 S1S1 S2S2
Figure 2: Waveforms for voltage mode control
Fig. 3, the ramp has positive slope, instead of negative slope as commonly seen in most literature,
in order to be consistent with VMC. Other control schemes (average current mode control, for
example) also fit the model of Fig. 1.
3 Steady-State and Small-Signal Analysis
3.1 Periodic Orbits as Steady-State Solutions
The periodic solution x0(t) of the system in Fig. 1 corresponds to a fixed point x0(0) in the sampled-
data dynamics. A typical periodic solution x0(t) is shown in Fig. 4, where x˙0(d−) = A1x
0(d)+B1u
and x˙0(d+) = A2x
0(d) + B2u denote the time derivative of x
0(t) at t = d− and d+, respectively.
Let y0(t) = Cx0(t) +Du. In steady state, y˙0(t) = Cx˙0(t). Let the steady-state duty cycle be D
and d := DT . Confusion of notations for capacitance C and duty cycle D with the matrices C and
D can be avoided from the context.
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h(t)
Clock
Switch
y(t)
S2 S1 S1S1 S2S2
Figure 3: Waveforms for current mode control
✑✰
 
 
  ✒
◗◗
◗
◗❦
x0(0) x0(d)
x˙0(d−)
x˙0(d+)
Figure 4: A typical periodic solution x0(t) of a DC-DC converter in state space
In steady state,
x0(d) = eA1dx0(0) +
∫ d
0
eA1σdσB1u (1)
x0(0) = eA2(T−d)x0(d) +
∫ T−d
0
eA2σdσB2u (2)
From (1) and (2), one has
x0(d) = (I − eA1deA2(T−d))−1(eA1d
∫ T−d
0
eA2σdσB2u+
∫ d
0
eA1σdσB1u) (3)
Let B1 := [B11, B12], B2 := [B21, B22] to expand the matrices into two columns. The buck
converter generally has A1 = A2 (invertible), B21 = 0, and B12 = B22. Then, from (1) and (2), one
has
x0(d) = (I − eA1T )−1A−11 (eA1d − I)B11vs −A−11 B12vr (4)
The boost converter generally has B1 = B2, then
x0(d) = (I − eA1deA2(T−d))−1(eA1d
∫ T−d
0
eA2σdσ +
∫ d
0
eA1σdσ)B1u := X(d)B1u (5)
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3.2 Boundary Conditions Derived From Steady-State Analysis
In steady state,
Cx0(d) +Du− h(d) = 0 (6)
which is an equation in terms of d = DT . Generally, if this equation has multiple solutions of d,
SNB may occur if a converter parameter varies. When SNB occurs, only a single solution exists,
which means that the curve Cx0(d) +Du− h(d) has a flat slope when SNB occurs.
Take the buck converter for example, using (4), and differentiate (6) with respective to d, one
has the SNB boundary condition,
TC(I − eA1T )−1eA1dB11vs − Vh = 0 (7)
It will be shown later that applying different approaches also leads to the same condition.
3.3 Small-Signal Analysis
Using a hat ˆ to denote small perturbations (e.g., xˆn = xn − x0(0)). From [7, 8, 9], the linearized
sampled-data dynamics is
xˆn+1 = Φxˆn (8)
where the Jacobian matrix [8]
Φ = eA2(T−d)(I − (x˙
0(d−)− x˙0(d+))C
y˙0(d−)− h˙(d) )e
A1d (9)
SNB occurs when one eigenvalue of Φ is 1, and det[I − Φ] = 0. Since other bifurcations [10], such
as pitchfork or transcritical bifurcations, also have one eigenvalue of Φ at 1, the same analysis can
be applied to analyze these bifurcations, omitted to save space. Although the general methodology
of sampled-data analysis has been known in the last three decades, the closed form expression of
(9) was first derived and published in [7, 9], to the author’s knowledge. All slope-based boundary
conditions derived in this paper are based on the closed form expression of (9).
4 Sampled-Data Slope-Based Analysis
4.1 General Boundary Conditions
Based on det[I − Φ] = 0, the following theorem is obtained [7, p. 46].
Theorem 1 In a system as shown in Fig. 1, saddle-node bifurcation occurs when
y˙0(d−)− C(I − e−A2(T−d)e−A1d)−1(x˙0(d−)− x˙0(d+)) = h˙(d) (10)
The proof is as follows. Suppose 1 is not an eigenvalue of eA2(T−d)eA1d, then
det[I − Φ] = det[I − eA2(T−d)eA1d] det[I + (I − eA2(T−d)eA1d)−1eA2(T−d) x˙
0(d−)− x˙0(d+)
Cx˙0(d−)− h˙(d) Ce
A1d]
= det[I − eA2(T−d)eA1d][1 +CeA1d(I − eA2(T−d)eA1d)−1eA2(T−d) x˙
0(d−)− x˙0(d+)
y˙0(d−)− h˙(d) ]
det[I−Φ] = 0 requires that the last term (inside of the second square brackets) of the last equation
equals to zero, which leads to (10).
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One can expand (10) in terms of x0(d),
C(A1x
0(d) +B1u)− C(I − e−A2(T−d)e−A1d)−1((A1 −A2)x0(d) + (B1 −B2)u) = h˙(d) (11)
Note that the condition (10) is valid for either VMC and CMC, and applicable to general
switching converters of any system dimension. Also note that in (10), the left side is in terms of
the ripple slopes (y˙0(d−), x˙0(d−), and x˙0(d+)), and the right side is the ramp slope h˙(d). As in the
popular slope-based boundary condition for subharmonic oscillation in CMC, the condition (10) is
also slope-based.
The condition (10) can be proved to be equivalent to
y˙0(d+)− C(eA2(T−d)eA1d − I)−1(x˙0(d−)− x˙0(d+)) = h˙(d) (12)
Using which one of (10) or (12) depends on convenience. Since the proof for (10) is given, the proof
for (12) is omitted to save space.
4.2 Buck Converter
The buck converter generally has A1 = A2, B21 = 0, and B12 = B22. Using (4), the boundary
condition (11) becomes
C(I − eA1T )−1eA1dB11vs = h˙(d) (13)
or in terms of vs, which shows the critical value of vs when SNB occurs,
vs =
h˙(d)
C(I − eA1T )−1eA1dB11
(14)
Both (13) and (14) are equivalent to (7) which is based on the steady-state analysis.
Based on the assumption that RC and
√
LC are much larger than T , matrix approximations
such as eA1T ≈ I+A1T +A21T 2/2 and (I+A1T )−1 ≈ I−A1T can be applied. Then, the boundary
condition (13) leads to
− 1
T
CA−1B11 + (
1
2
−D)CB11 − (1− 6D + 6D
2
12
)CA1B11T ≈ h˙(d)
vs
(15)
or in terms of vs,
vs ≈ h˙(d)− 1
T
CA−1B11 + (
1
2 −D)CB11 − (1−6D+6D
2
12 )CA1B11T
(16)
Remarks:
(a) The left side of the boundary condition (15) is a weighted combination of CA−1B11/T , CB11
and CA1B11T . It will be shown that if the equivalent series resistance (ESR) Rc = 0, CA1B11
dominates in VMC, while CB11 dominates in CMC. For Rc > 0, either VMC or CMC has both
the terms CB11 and CA1B11T , indicating that the SNB conditions for VMC and CMC are closely
related.
(b) The boundary condition (15) seems to have a pattern. It is a hypothesis that the exact
boundary condition has the form
C(
∞∑
n=−1
δn(D)A
n
1T
n)B11 =
h˙(d)
vs
(17)
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where δ−1(D) = −1, δ0(D) = (1− 2D)/2, δ1(D) = (−1+ 6D− 6D2)/12, etc., and dδn+1(D)/dD =
δn(D). Further research on the series expression of (17) will be reported separately. However, since
an exact condition as in (13) has been obtained, another exact condition in series expression may
give additional insights but may be unnecessary.
(c) The condition (13) is exact, while (15) is approximate. Based on simulations, if the poles
are smaller than ωs/10, the approximate condition (15) is close to the exact condition (13), and it
is generally adequate to predict SNB. For poles greater than ωs/10, using the exact condition (13)
gives more accurate results.
(d) When the switching frequency is high (T is small), then the first term of (15) dominates,
and the boundary condition (15) becomes
− 1
T
CA−1B11 ≈ h˙(d)
vs
(18)
It will be shown later that this is the boundary condition derived from the average analysis.
4.3 Boost Converter
Let Λ(d) := I+(A1−(I−e−A2(T−d)e−A1d)−1(A1−A2))X(d) to simplify the equation. The analysis
for the boost converter is similar to that for the buck converter. Using (5), the boundary condition
(11) becomes
CΛ(d)B1u = h˙(d) (19)
or in terms of vs,
vs =
h˙(d) − CΛ(d)B12vr
CΛ(d)B11
(20)
4.4 The “S plot”: a Slope-Based Plot in the Real Domain
Define an “S plot” as a function of D = d/T ,
S(D) := y˙0(d−)− C(I − e−A2(T−d)e−A1d)−1(x˙0(d−)− x˙0(d+)) (21)
= C(I − eA1T )−1eA1deA1TDvs (for buck converter, from (13)) (22)
= CΛ(DT )B1u (for boost converter, from (19)) (23)
where, for large feedback gain, vs ≈ vo/D for the buck converter and vs ≈ vo(1−D) for the boost
converter. Note that (21), (22), and (23) are exact representations for the S plot, while (15) is
an approximate representation, which is generally accurate if the poles are smaller than ωs/10 as
discussed above. Then, from (10), SNB occurs when
S(D) = h˙(d) (24)
5 State-Space Average Analysis
Average analysis can be applied to analyze SNB when the switching condition is determined by the
average signal values, such as in VMC, or in average CMC. If the switching condition is determined
by the peak signal values, such as in peak CMC, the average analysis may be inaccurate.
Let A = DA1 + (1 −D)A2, and B = DB1 + (1 −D)B2. In the state-space average model [3],
the power stage dynamics is x˙ = Ax+Bu, and the steady-state solution is
−A−1Bu := X (25)
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Using a hat ˆ to denote small perturbations, (e.g., xˆ = x−X), the linearized open-loop dynamics
[3] is
˙ˆx = Axˆ+ ((A1 −A2)X + (B1 −B2)u)Dˆ (26)
In the closed loop, Dˆ = yˆ/Vh = Cxˆ/Vh. Then, the closed-loop dynamics is
˙ˆx = (A+
((A1 −A2)X + (B1 −B2)u)C
Vh
)xˆ := ΦAxˆ (27)
When SNB occurs, ΦA has an eigenvalue at 0, and det[ΦA] = 0. Suppose det[A] 6= 0 then
det[ΦA] = det[A] det[I +
A−1((A1 −A2)X + (B1 −B2)u)C
Vh
] = 0 (28)
leading to the following boundary condition
Vh + CA
−1((A1 −A2)X + (B1 −B2)u) = 0 (29)
The buck converter generally has A1 = A2 (invertible), B21 == 0N×1, and B12 = B22, and
the boundary condition (29) becomes (equivalent to (18) based on the sampled-data slope-based
analysis)
Vh + CA
−1B11vs = 0 (30)
The boost converter generally has B1 = B2, and the boundary condition (29) becomes
Vh + CA
−1(A1 −A2)X = 0 (31)
Note that the condition (30) is independent of D, and is only an indication of the closeness to SNB,
while the condition (31) is a function of D through A = DA1 + (1−D)A2.
6 Harmonic Balance Analysis
Applying harmonic balance (HB) analysis to predict subharmonic oscillation has been reported in
[7, 11]. Here, HB analysis is applied to predict SNB. Consider a buck converter power stage with a
control-to-output (D-to-vo) transfer function Gvd(s). In the converter, there is an ON switch and
an OFF switch (sometimes substituted by a diode). Let the voltage across the OFF switch (or
the diode) be vd. The waveform of vd(t) is a square wave with the high voltage at vs and the low
voltage at 0, which can be represented by Fourier series (harmonics)
vd(t) =
∞∑
n=−∞
cne
jnωst where cn =
vs
j2nπ
(1− e−jnωsd) (32)
The HB analysis can be applied to VMC, or CMC with voltage loop open/closed.
6.1 VMC
Let the vd-to-vo transfer function be Gv(s). One has [3, p. 470]
Gv(s) =
Gvd(s)
vs
=
sRcC + 1
LC(1 + Rc
R
)s2 + (L
R
+RcC)s+ 1
(33)
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Let the compensator transfer function (from vo to −y (negative sign due to negative feedback))
be Gc(s). Let the transfer function from vd to −y be G(s) = Gc(s)Gv(s) = Gc(s)Gvd(s)/vs. For
designation purpose, G(s) is called a Harmonic Balance (HB) gain, which is proportional to the
loop gain T (s) = Gc(s)Gvd(s)/Vh by
G(s) =
Vh
vs
T (s) (34)
Then, the signal y(t) at the output of the compensator is
y(t) = vr +Gc ⋆ (vr − vo) (35)
= (1 +Gc(0))vr −Gc ⋆ vo (36)
= (1 +Gc(0))vr −GcGv ⋆ vd(t) (37)
= (1 +Gc(0))vr −G ⋆ vd(t) (38)
= (1 +Gc(0))vr −
∞∑
n=−∞
cne
jnωstG(jnωs) (39)
= (1 +Gc(0))vr − vsDG(0) − 2Re
∞∑
n=1
cne
jnωstG(jnωs) (40)
where Re denotes taking the real part of a complex number, and ⋆ denotes convolution.
The intersection of y(t) and h(t) determines the duty cycle and hence the waveform of vd(t).
By “balancing” the equation y(t) = h(t) (written in Fourier series form) at the switching instants,
conditions for existence of periodic solutions and SNB can be derived.
In steady state,
y(d)− h(d) = (1 +Gc(0))vr −
∞∑
n=−∞
cne
jnωsdG(jnωs)− h(d) = 0 (41)
which is an equation in terms of d = DT . When SNB occurs, only a single solution exists, which
means that the curve y(d) − h(d) has a flat slope at the critical value of d when SNB occurs.
Differentiate (41) with respective to d, one has the following theorem.
Theorem 2 Given a closed-loop buck converter with a control-to-output transfer function Gvd(s)
and a compensator transfer function Gc(s), let the HB gain G(s) = Gc(s)Gvd(s)/vs. SNB occurs
when
vs
∞∑
n=−∞
ej2npiDG(jnωs) + Vh = 0 (42)
The condition (42) can be proved to be equivalent to (7) based on the steady-state analysis or
(13) based on the sampled-data slope-based analysis, showing that applying different approaches
leads to the same condition. The boundary condition (42) can be expressed in various forms for
design purpose. For example, (42) leads to any of the following conditions,
vsG(0) + 2vsRe
∞∑
n=1
ej2npiDG(jnωs) + Vh = 0 (43)
Re[
∞∑
n=1
ej2npiDG(jnωs)] = −Vh + vsG(0)
2vs
(44)
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or in terms of vs,
vs =
−Vh∑
∞
n=−∞ e
j2npiDG(jnωs)
(45)
vs =
−Vh
G(0) + 2Re[
∑
∞
n=1 e
j2npiDG(jnωs)]
(46)
(47)
Generally, Gv(s), Gc(s) and thus G(s) are low-pass filters. The summation in (44) can be
approximated by the term that involves G(s) with the smallest argument. Therefore, (44) becomes
Re[ej2piDG(jωs)] = −Vh + vsG(0)
2vs
(48)
The “H plot”: a Nyquist-like plot in the complex plane.
Note that the left side of (44) is a function of D, ωs, and the HB gain G(s), where G(s) is further
a function of the power stage and compensator parameters. Let
H(D) :=
∞∑
n=1
ej2npiDG(jnωs) (49)
Then, SNB occurs when
Re[H(D)] = −Vh + vsG(0)
2vs
(50)
For designation purpose, H(D) is called an H plot because it is similar to the Nyquist plot in the
complex plane for design purpose. Given a desired range of D, one can plot H(D) according to
(49) to determine whether SNB occurs in this range of D.
6.2 CMC with Voltage Loop Open
In CMC with the voltage loop open, the controlled output is the inductor current iL. Let the peak
inductor current control signal be ic (also denoted as vr in Fig. 1) which controls the peak inductor
current. One has y(t) = ic(t)− iL(t). Similar to (33), the vd-to-iL transfer function is [3, p. 470]
Gi(s) :=
(1 + Rc
R
)Cs+ 1
R
LC(1 + Rc
R
)s2 + (L
R
+RcC)s+ 1
(51)
Since no extra compensator (except the compensating ramp h(t)) is added in the current loop,
Gc(s) = 1, and one has the HB gain G(s) = Gc(s)Gi(s) = Gi(s). Since the expression of G(s) is
derived, the rest of analysis is similar as in VMC.
6.3 CMC with Voltage Loop Closed
Here, there are two feedback loops. Let Gc(s) be the voltage loop compensator. One has y(t) =
ic(t)− iL(t) = Gc ⋆ (vr − vo(t))− iL(t) = Gc(0)vr − (Gc ⋆ Gv +Gi) ⋆ vd(t). Then, the HB gain is
G(s) = Gc(s)Gv(s) +Gi(s) (52)
Since the expression of G(s) is derived, the rest of analysis is similar as in VMC.
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7 Prediction of SNB Based on Loop Gain
Since the HB gain G(s) is proportional to the loop gain T (s) = G(s)vs/Vh, (42) directly leads to
the following theorem
Theorem 3 Given a closed-loop buck converter with a loop gain T (s), SNB occurs when
∞∑
n=−∞
ej2npiDT (jnωs) = −1 (53)
The condition (53) can be expressed in various forms,
T (0) + 2Re[
∞∑
n=1
ej2npiDT (jnωs)] = −1 (54)
Re[
∞∑
n=1
ej2npiDT (jnωs)] = −T (0) + 1
2
(55)
The summation in (55) can be approximated by the term that involves T (s) with the smallest
argument. Therefore, (44) becomes
Re[ej2piDT (jωs)] ≈ −T (0) + 1
2
(56)
It should be noted that (56) is only an approximate condition, and the exact condition is (53).
The “L1 plot” in the real domain.
Note that the boundary condition (55) is a function of D, ωs, and the loop gain T (s), where T (s)
is further a function of vs, Vh, the power stage and compensator parameters. Define an L1 plot,
which is a real function, as
L1(D) :=
∞∑
k=−∞
ej2kpiDT (jkωs) (57)
Then, SNB occurs when
L1(D) = −1 (58)
The “L2 plot” in the real domain.
Since in some situations, Vh = 0, such as in CMC with no ramp compensation, T (s) = G(s)vs/Vh
becomes infinite. In such a situation, define an L2 plot, which is also a real function, as
L2(D) :=
∞∑
n=−∞
ej2npiDG(jnωs) (59)
Then, from (42), SNB occurs when
L2(D) = −Vh
vs
(60)
Since (58), (60) and (13) are exact conditions for occurrence of SNB, they are equivalent, and the
L1 and L2 plots have matrix forms
L2(D) =
L1(D)Vh
vs
= −TC(I − eA1T )−1eA1dB11 (61)
12
8 Buck Converter
This section shows occurrence or non-occurrence of SNB in the buck converter under various control
schemes. Boundary conditions for specific schemes are derived if SNB occurs. Similar analysis is
applied to the boost converter in the next section.
8.1 CMC with Voltage Loop Open
Let the state x = (iL, vC)
′, where iL is the inductor current, and vC is the capacitor voltage. Then,
A1 = A2 =
[
0 −1
L
1
C
−1
RC
]
B1 = [B11, B12] =
[
1
L
0
0 0
]
, B2 = [B21, B22] =
[
0 0
0 0
]
(62)
E1 = E2 =
[
0 1
]
In CMC with the voltage loop open, a switching occurs when ic − iL(t) = h(t). One has
y = ic − iL and
C = [−1, 0] D = [0, 1]
CA−1B11 =
1
R
, CB11 =
−1
L
CA1B11 = 0
By simple algebra, the boundary condition (15) leads to
D =
1 +K
2
+
Lh˙(d)
vs
(63)
where K := 2L/RT as defined in [3]. Since D < 1, then from (63), SNB in the CMC buck converter
occurs only when K < 1. Also from (63), SNB occurs when the converter is unstable (D > 1/2).
The boundary condition (63) can be also derived by the harmonic balance analysis. Based on
the facts that for 0 < D < 1
∞∑
k=1
sin(
2πkD
k
) = π(
1
2
−D)
and using (51), the boundary condition (43) becomes
vsG(0) + 2vsRe
∞∑
n=1
ej2npiDG(jnωs) + Vh ≈
vs
R
+
vsT
L
∞∑
k=1
sin(
2πkD
πk
) + Vh (64)
=
vs
R
+
vsT
L
(
1
2
−D) + Vh = 0 (65)
which leads to (63). It is interesting to note that completely different approaches lead to the same
condition.
Example 1. Consider a CMC buck converter with the following parameters: vs = 5 V, fs = 200
kHz, R = 5 Ω, L = 5 µH, and C = 40 µF. Here, K = 0.4 and the converter is at light loading and
has both CCM and DCM solutions.
Let ic be the bifurcation parameter. The bifurcation diagram is shown in Fig. 5. SNB occurs
when ic = 1.225, D = 0.7, and vo = 3.5. Note that the focus of this paper is on the T -periodic
solution. Those non-T -periodic attractors are not shown in the bifurcation diagram to prevent
detraction of the focus on SNB.
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Figure 5: Bifurcation diagram showing SNB at ic = 1.225 and CCM-DCM transition at ic = 1.2,
solid line for stable DCM solution, dotted line for unstable CCM solution
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Figure 6: Coexistence of two unstable T -periodic CCM solutions (dashed line) and a stable 2T -
periodic solution (solid line), ic = 1.21
For ic > 1.225, there is no solution. For ic ∈ (1.2, 1.225), there coexist at least three solutions:
two unstable (with D > 1/2) CCM solutions and a stable attractor. Take ic = 1.21, for example.
The two unstable CCM solutions, with duty cycles 0.62 and 0.78, and the stable attractor are
shown in Fig. 6. The stable attractor is 2T -periodic, in CCM for the first period and in DCM
(with a tiny duration when the inductor current is zero) for the second period. Note that the three
solutions have the same peak inductor current.
As ic is increased to 1.223, the two unstable CCM solutions move closer, with duty cycles 0.67
and 0.73, as shown in Fig. 7. At ic = 1.225, SNB occurs when the two unstable CCM solutions
merge together.
At ic = 1.2, the converter transitions from unstable CCM to stable DCM through a CCM-DCM
border-collision bifurcation [12]. For ic ∈ (1, 1.2), there exist one stable (with conversion ratio [3]
M < 2/3) DCM and one unstable CCM (with D > 1/2) solutions. For ic < 1, there exists only
one stable DCM solution.
The SNB boundary conditions will be derived using various approaches. Here, K = 0.4 and
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Figure 7: Coexistence of two unstable CCM solutions, ic = 1.223, (a) time domain, (b) state space
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Figure 8: The S plot, S(D)
h˙(d) = 0, then from (63), SNB occurs at D = 0.7. The S plot (based on the slope-based analysis),
H plot (based on the harmonic balance analysis), L2 (based on the loop gain analysis) are shown
in Fig. 8, Fig. 9, and Fig. 10, respectively. They all show that SNB occurs exactly at D = 0.7. 
8.2 VMC: No SNB
Without loss of generality, let the voltage loop has a proportional feedback gain kp. One has
y = kp(vr − vo) and
C = [0,−kp] D = [0, kp]
CA−1B11 = kp, CB11 = 0 CA1B11 =
−kp
LC
The boundary condition (15) becomes
− 1 + T
2(1− 6D + 6D2)
12LC
=
Vh
kpvs
(66)
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Figure 9: The H plot, H(D)
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Figure 10: The L2 plot, L2(D)
Generally, T 2 ≪ 12LC, and the left side of (66) is negative while the right side is positive. The
boundary condition is not met, and SNB does not occur in this situation.
8.3 Multi-Loop State Feedback
Consider a buck converter under multi-loop state feedback, y = vr − kiiL − kvvC . One has
C = −[ki, kv] D = [0, 1]
CA−1B11 =
ki
R
+ kv, CB11 =
−ki
L
CA1B11 =
−kv
LC
The boundary condition (15) leads to
vski
L
(D − K + 1
2
) +
vskv
T
(−1 + T
2(1− 6D + 6D2)
12LC
) = h˙(d) (67)
where the left side of (67) is also an approximate form for the S plot. For T 2 ≪ 12LC, solving (67)
for D, SNB occurs when
D ≈ K + 1
2
+
Lh˙(d)
vski
+
Lkv
Tki
(68)
16
18.5 19 19.5 20 20.5
8
10
12
14
16
18
20
22
Vs
Vo
, s
am
pl
ed
 a
t s
wi
tc
hi
ng
 fr
eq
ue
nc
y
Figure 11: Bifurcation diagram showing stable (solid) and unstable (dashed) solutions. SNB occurs
at vs = 20 and D = 0.7.
Example 2. Consider a buck converter under multi-loop state feedback [1, p. 232]. In [1], a digital
control is used, but can be approximated as a multi-loop analog control, with y(t) = vr−kiiL−kvvC
intersecting with h(t) to determine the duty cycle. The converter parameters are T = 400 µs, L = 20
mH, C = 47 µF, R = 22 Ω, ki = 2.1435, kv = −0.1383, vr = 0.2152 V, and Vh = 1.
Using vs as the bifurcation parameter, the bifurcation diagram is shown in Fig. 11, showing
that SNB occurs at vs = 20 and D = 0.7. Generally in SNB, there is a hysteretic loop as shown
in Fig. 11. In the figure, the upper solid line is for the operation when the switch is always on
(hence D = 1), and the dashed line and the lower solid line are for unstable and stable T -periodic
solutions respectively with duty cycle less than 1. For vs between 19.25 V and 20 V, there are three
solutions: one stable T -periodic solution, one unstable T -periodic solution, and the third (stable)
solution being that the switch is always on. When the converter operates with a periodic solution
and vs is increased a little from 20 V, the output voltage will jump up from 14 V to 20 V. Similarly,
when the converter operates with D = 1 and vs is decreased a little from 19.25 V, the output
voltage will jump down from 19.25 V to 10 V. The jumping up and down forms a hysteretic loop.
The S plot and its approximate closed form (67) are shown in Fig. 12, both showing that SNB
occurs exactly at D = 0.7. Also, from (68), using the fact that SNB occurs at vs = 20, then (68)
gives D = 0.71, which is close to the exact critical value. 
9 Boost Converter
9.1 VMC
Consider a boost converter under VMC with proportional feedback gain kp. One has y = kp(vr−vC).
Let the parasitic resistance associated the inductor be r. Then,
A1 =
[
−r
L
0
0 −1
RC
]
, A2 =
[
−r
L
−1
L
1
C
−1
RC
]
B1 = B2 =
[
1
L
0
0 0
]
C =
[
0 −kp
]
, D =
[
0 kp
]
E1 = E2 =
[
0 1
]
(69)
17
0.4 0.5 0.6 0.7 0.8 0.9 1
1400
1600
1800
2000
2200
2400
2600
2800
3000
3200
Duty cycle
Figure 12: The S plot, S(D) (solid line) and its approximate closed form (67) (dash-dotted line)
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Figure 13: The curve of vC(D)/vs, for ρ = 0 (dashed line) and ρ = 0.05 (solid line).
Since the average of y is used in VMC to determine the duty cycle, the average analysis can be
applied. Let ρ = r/R and κ = kp/Vh. From (25),
X = −A−1Bu = vs
ρ+ (1−D)2
[
1
R
1−D
]
:=
[
iL(D)
vC(D)
]
(70)
The curve of vC(D)/vs is shown in Fig. 13, for ρ = 0 and ρ = 0.05. For ρ = 0, the curve of vC(D)/vs
increases monotonously as D increases, and one output voltage has only one corresponding duty
cycle. For ρ = 0.05, the curve of vC(D)/vs is Λ-shaped [3, p. 45]. One output voltage has two
corresponding duty cycles. The SNB is generally related to coexistence of multiple solutions [1]. It
will be shown that SNB occurs only when ρ > 0.
Using (69), the boundary condition (31) based on the average analysis leads to
(ρ+ (1−D)2)2 + κvs((1−D)2 − ρ)) = 0 (71)
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Figure 14: Bifurcation diagram showing stable (solid) and unstable (dotted) solutions. Hopf bifur-
cation occurs at vr = 4.92, and SNB occurs at vr = 7.1.
Solving (71) for D, then SNB occurs when
D = 1−
√√
(2ρ+
κvs
4
)κvs − ρ− κvs
2
(72)
≈ 1−√ρ (for large κ) (73)
If the parasitic inductor resistance r = 0 (hence ρ = 0), then SNB does not occur for D < 1. This
shows a dramatic difference if the parasitic inductor resistance r is not considered in the model.
If the parasitic resistance is not modeled, one may be misled by the wrong dynamics (no SNB)
and steady-state solutions (only one solution), while the actual circuit (with r > 0) has SNB and
multiple solutions.
Example 3. Consider a boost converter under VMC with kp = 2. The converter parameters
are vs = 3 V, Vh = 1, fs = 600 kHz, L = 1 µH, C = 100 µF, R = 2 Ω, and parasitic inductor
resistance r = 0.1 Ω. One has ρ = r/R = 0.05. The bifurcation diagram is shown in Fig. 14. The
Hopf bifurcation [13] occurs at vr = 4.92 and SNB occurs at vr = 7.1.
Note that the focus of this paper is on the T -periodic solutions. Let vr = 7, for example. The
two unstable T -periodic solutions are shown in Fig. 15. One solution has D = 0.74, and the other
has D = 0.81, agreed with Fig. 14. Other stable attractors may coexist with the two unstable
solutions. In this particular example, the converter is actually bistable for 4 < vr < 4.92 and
monostable for vr > 4.92. The other stable attractor is (iL, vC) = (vs/r, 0) = (30, 0), and D = 1
(one switch is always on) because y(t) = kp(vr − vC) = kpvr > 1 > h(t). Such an attractor does
not exist if r = 0 because it requires iL = vs/r = ∞. With different converter parameters, the
attractor may be quasi-periodic [1], associated with the Hopf bifurcation [13]. Other attractors
associated with the border-collision bifurcation [14] may also exist when y(t) of the attractor is out
of the bounds of h(t). These non-T -periodic attractors are not shown in the bifurcation diagram
to prevent detraction of the focus on SNB.
From (72), SNB occurs when D = 0.78, the prediction of the SNB agrees with the bifurcation
diagram. The S plot (Fig. 16) shows that SNB occurs exactly at D = 0.78. 
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9.2 CMC with Voltage Loop Closed
In CMC with the voltage loop closed, the voltage loop output controls the peak inductor current.
Without loss of generality, let the voltage loop has a proportional feedback gain kp. In steady state,
ic − iL = kp(vr − vo)− iL = h(t) (74)
The model is the same as in (69), except that here C = [−1,−kp].
As in VMC, one can prove that SNB occurs when ρ > 0, and SNB does not occur when ρ = 0.
In steady state, (74) is rearranged as
vr = vo +
iL + h(d)
kp
(75)
For large kp, (iL + h(d))/kp can be ignored. Since the curve vo as a function of D is Λ-shaped as
shown in Fig. 13 if ρ > 0, one value of vr corresponds to two duty cycles and SNB occurs.
In contrast, if ρ = 0, vo increases monotonously as D increases as shown in Fig. 13, one value
of vr corresponds to only one duty cycle and SNB does not occur.
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Figure 17: Bifurcation diagram showing stable (solid) and unstable (dotted) solutions. SNB occurs
at vr = 17.71 and D = 0.91, and period-doubling bifurcation occurs at vr = 8.2.
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Example 4. Consider a boost converter under CMC with no ramp compensation (Vh = 0). The
voltage loop has a feedback gain kp = 2. The converter parameters are the same as in Example 3.
The bifurcation diagram is shown in Fig. 17, showing that SNB occurs at vr = 17.71 and
D = 0.91, and the period-doubling bifurcation [13] occurs around D = 0.5. The S plot (Fig. 18)
shows that SNB occurs exactly at D = 0.91. 
9.3 CMC with Voltage Loop Open: No SNB
In CMC with the voltage loop open, the current control signal ic controls the peak inductor current.
From (69), the inductor current ripple ∆IL = (vs − rIL)DT/L. The peak inductor current Ipeak =
IL + ∆IL/2 increases monotonously as D increases. Therefore, given a value of current control
signal ic, only one solution exists and SNB does not occur.
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Figure 19: Bifurcation diagram showing stable (solid) and unstable (dashed) solutions. Saddle-node
bifurcation occurs at vr = 0.496 and D = 0.65.
9.4 Multi-Loop State Feedback
Consider a boost converter under multi-loop state feedback, y = vr − kiiL − kvvC . The model is
the same as in (69), except that here C = −[ki, kv] and D = [0, 1]. The sampled-data analysis is
similar to the case for the boost converter under VMC, omitted here to save space. The average
analysis can be also applied to obtain an approximate boundary condition. From (31), the boundary
condition leads to
Vh
vs
(1−D)2 + 2ki
R(1−D) + kv = 0 (76)
Since D < 1, SNB does not occur if both ki and kv are positive because the condition (76) is not
met. SNB occurs only when at least one of ki and kv is negative.
Example 5. Consider a boost converter under multi-loop state feedback [15, p. 90]. The
converter parameters are T = 2 µs, Vs = 4 V, L = 5.24 µH, C = 0.2 µF, R = 16 Ω, ki = −0.1,
kv = 0.01, vr = 0.48, and Vh = 1. This converter has been analyzed with different views. In [15],
this converter is used to illustrate the inaccuracy of the average model about the converter stability.
It is later proved in [7, p. 75] that the average model is actually accurate about local stability, but
the converter is not globally stable. It is then shown in [16] that two solutions (one stable and the
other unstable) coexist, but without linking multiple solutions with SNB.
The bifurcation diagram is shown in Fig. 19, showing that SNB occurs at vr = 0.496 and
D = 0.65. For vr = 0.48, there are actually three solutions: one stable T -periodic solution, one
unstable T -periodic solution, and the third (stable) solution being that one switch is always on
(which does not exist in the real circuit because infinite inductor current is required). The S plot
(Fig. 20) shows that SNB occurs exactly at D = 0.65. Applying the average analysis can also give
approximate results. Solving (76) gives D = 0.685, which is close to the exact critical value. 
10 Conclusion
A unified model of VMC/CMC is proposed to predict SNB. In the unified model, confirmed with
simulations and the exact sampled-data analysis [7, 8], SNB boundary conditions for VMC/CMC
are derived and they have similar forms for VMC/CMC. The boundary conditions are expressed
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Figure 20: The S plot, S(D)
in terms of signal slopes, or other converter parameters. The sloped-based boundary conditions
derived are exact, and can be further simplified in various approximate closed forms for design
purpose. The sloped-based boundary conditions are applied to analyze buck and boost converters
under various VMC/CMC control schemes. Since all the boundary conditions are derived in closed
forms, one can see the effects of various converter parameters on the occurrence of SNB.
Many approaches can be applied to analyze SNB, including
1. simulation to plot the bifurcation diagram
2. average analysis
3. sampled-data small-signal analysis using the Jacobian matrix to determine the pole location
4. steady-state analysis to determine whether multiple solutions exist
5. sampled-data slope-based analysis and using the S plot
6. harmonic balance analysis and using the H plot
7. loop gain analysis and using the L1/L2 plot
The first three approaches are known, but no closed form boundary conditions have been derived in
the past research. The last four approaches are first proposed in this paper to derive the boundary
conditions to the author’s knowledge. Applying different approaches lead to the same boundary
conditions, providing convincing evidences about the accuracy of the derived conditions. Each
approach has its own merits, and complement the other approaches. For example, the slope-
based analysis analyzes the converter in the time domain and expresses the boundary conditions in
matrix forms. The harmonic balance analysis analyzes the converter in the frequency domain and
expresses the boundary conditions in terms of harmonics of the switching frequency. Since most
power stage and compensator transfer functions are low-pass filters, the harmonic balance analysis
is particularly useful to analyze the converter with poles close to the switching frequency.
Similar to the Nyquist plot which predicts stability for the continuous-time system, many new
plots are proposed to predict SNB. The S plot is in matrix form, while the other plots are in terms
of harmonics. The H plot is in the complex plane, while the other plots are in the real domain. All
of these plots are exact and can accurately predict SNB. These plots also have simplified forms for
design purpose.
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Coexistence of multiple steady-state solutions is generally related to SNB, and steady-state anal-
ysis can predict SNB. Generally, SNB occurs when two solutions (with different duty cycles) coexist
corresponding to the same value of a bifurcation parameter. Therefore, the shape (monotonously
increasing or Λ-shaped) of a controlled signal in steady state as a function of duty cycle deter-
mines whether SNB occurs. For example, in the CMC buck converter, the peak inductor current
is controlled and its steady-state curve as a function of duty cycle is Λ-shaped. Two steady-state
solutions of different duty cycles have the same value of peak inductor current, and SNB occurs in
the CMC buck converter. For the boost converter, the steady-state output voltage as a function
of duty cycle is Λ-shaped (see Fig. 13) if the parasitic inductor resistance is modeled. Therefore,
SNB occurs in the boost converter if the output voltage is controlled, such as in VMC, or in CMC
with the voltage loop closed. However, if the parasitic inductor resistance is zero, the steady-state
output voltage monotonously increases as the duty cycle increases (see Fig. 13), SNB does not
occur in VMC, or in CMC with the voltage loop closed if the parasitic inductor resistance is zero.
Similarly, in the boost converter, the steady-state inductor current monotonously increases as the
duty cycle increases, and SNB does not occur if the inductor current is controlled, such as in CMC
with the voltage loop open.
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